

AMENDMENTS TO THE DRAWINGS:

Please include the attached replacement FIGs. 1-2, 3-5, and 6-7 in the application.

Changes to the various figures relative to PCT application are as follows: all of the sheets have been revised to remove the PCT markings.

REMARKS

INTRODUCTION

This preliminary amendment is being filed in order to improve the form of the above referenced application. In accordance with the foregoing, a substitute specification, replacement drawings and a new abstract are included in this Preliminary Amendment. Claims 1-10 and 12 have been amended and claims 13-16 have been added. No new matter is included in this amendment. Therefore, claims 1-16 are pending and consideration is respectfully requested.

CONCLUSION:

There being no outstanding objections or rejections, it is submitted that the application is in condition for allowance. An early action to that effect is courteously solicited. If there are any formal matters remaining after this response, the Examiner is requested to telephone the undersigned to attend to these matters. Finally, if there are any additional fees associated with filing of this Amendment, please charge the same to our Deposit Account No. 503333.

Respectfully submitted,

STEIN, MCEWEN & BUI, LLP

Date: _____

5/30/06

By: _____



Michael D. Stein
Registration No. 37,240

1400 Eye St., NW
Suite 300
Washington, D.C. 20005
Telephone: (202) 216-9505
Facsimile: (202) 216-9510

1AP20 Rec'd PCT/PTO

Description

TITLE OF THE INVENTION

INTERLEAVING METHOD FOR LOW DENSITY PARITY CHECK ENCODING

CROSS-REFERENCE TO RELATED APPLICATIONS

[0001] This application claims the benefit of PCT International Patent Application No. PCT/KR2004/003061, filed November 25, 2004, and Korean Patent Application No. 2003-86048, filed November 29, 2003, in the Korean Intellectual Property Office, the disclosures of which are incorporated herein by reference.

BACKGROUND OF THE INVENTIONTechnical Field1. Field of the Invention

[0002] ~~The~~ An aspect of the present invention relates to an interleaving method, and, more particularly, to an interleaving method ~~for~~ of achieving a high error correction rate when burst errors are generated in an encoding process using a low density parity check (LDPC) matrix.

Background Art2. Description of the Related Art

[0003] A low density parity check (LDPC) encoding and decoding method refers to an error correction encoding and decoding technology used in a wireless communication field and an optical recording/reproducing field. The LDPC encoding method was initially suggested by Gallager in 1962. However, ~~since it was very difficult to manufacturing as a decoder at that time was difficult,~~ the Gallager LDPC encoding method ~~has been abandoned. Recently, the LDPC method is re-proposed by Mackey.~~

[0004] Recently, another LDPC method was re-proposed by Mackey. The Mackey LDPC encoding method includes a process of generating parity information using a parity check matrix. Here, most components of the parity check matrix are 0, and very sparse components of the parity check matrix are 1. The LDPC encoding method ~~has an~~ provides excellent error correction performance by repeatedly performing ~~repeatedly~~ an encoding process using an adding/multiplying algorithm. For example, an irregular LDPC encoding process where the length of encoding language is 10^6 and an encoding rate is 1/2 has a performance closer to the

Shannon limit, better than that of a turbo encoding process.

[0005] The LDPC encoding process is divided into a regular LDPC encoding process and an irregular LDPC encoding process. In the regular LDPC encoding process, the number of components of "1" included in a parity check matrix used ~~for~~in encoding and decoding is the same in every row and in every column. Otherwise, the LDPC encoding process is irregular. In the regular LDPC encoding process, the numbers of "1s" included in each row and each column are ~~called~~referred to as a row weight and a column weight, respectively.

[0006] The LDPC encoding process ~~can~~may be represented as shown in Equation 1.

[Equation 1]

$$H \cdot C_e = 0$$

[0007] Here, H indicates a parity check matrix, 0 indicates a zero matrix, "." indicates an XOR operation and a modular 2 operation, and Ce indicates a code word vector, that is, a column matrix indicating a code word to be encoded. The code word includes an x-bit message word x_1, x_2, \dots, x_x and p-bit parity information p_1, p_2, \dots, p_p .

[0008] The parity information p_1, p_2, \dots, p_p is generated so that the message word x_1, x_2, \dots, x_x satisfies Equation 1. That is, since a binary value of the message word to be coded among components of the parity check matrix H and matrix C_e is determined, parity information p_i ($i=1, 2, \dots, p$) can be determined using Equation 1.

[0009] A more detailed description of the LDPC encoding process is described in "Good Error Correction Codes Based on Very Sparse Matrices" (D.J.MacKay, IEEE Trans. on Information Theory, vol. 45, no.2, pp.399-431, 1999).

[0010] Interleaving technologies deal with burst errors. In a communication or storage medium system, when a signal passes through a channel, a burst error on a specific portion of the transmitted signal ~~can~~may be generated. The burst error is generated by an external cause of a transmission medium in the communication system and by a scratch of a storage medium in the storage medium system. Since the burst error is generated on a specific location of a transmitted bit stream, if information existing on the specific location has been dispersed on

other positions and is relocated ~~onto~~ the original location when a decoding process is performed in a receiving end, an error volume of the location where the burst error is generated ~~can~~may be reduced. The residual error ~~can~~may be restored using information of a zone where an error is not generated, for example, parity information.

[0011] The interleaving technologies ~~can~~may also be applied to the LDPC encoding process. One of the interleaving technologies applied to the LDPC ~~is to generate~~s error correction blocks using a plurality of code word vectors generated by a parity check matrix, ~~divides~~s the error correction blocks into predetermined sized unit blocks, and interleaves s the unit blocks. However, when a conventional interleaving method is applied as ~~it is~~, no information exists with respect to the size of interleaving unit ~~for to~~ interleaveing more effectively. That is, when a conventional interleaving method is applied to an LDPC encoding process, the size of an interleaving unit effective for the burst error correction of the LDPC encoding process is unknown.

Disclosure of Invention SUMMARY OF THE INVENTION

Technical Solution

[0012] ~~The~~ An aspect of the present invention provides an interleaving method of increasing reliability of error correction by determining the size of an optimum interleaving unit when a low density parity check (LDPC) encoding process is performed.

Advantageous Effects

[0013] According to an aspect of the present invention, there is provided an interleaving method for use in a low density parity check (LDPC) encoding process employed by a network including a communication channel across which data is transmitted and/or in a recording/reproducing apparatus when information is stored on a recording medium. The method includes generating more than one code word vector by generating parity information based on a parity check matrix, dividing the generated code word vector into interleaving units, each interleaving unit having a size that is based on bit lengths between 1s included in a row of the parity check matrix, and interleaving the more than one code word vector using the differently sized interleaving units. ~~an interleaving method used for a low density parity check (LDPC) encoding process, the method comprising: generating more than one code word vector~~

~~by generating parity information on the basis of a parity check matrix; dividing the generated code word vector into interleaving units, each having the size determined on the basis of bit lengths between 1s included in a row of the parity check matrix; and interleaving the more than one code word vector using the interleaving unit.~~

[0014] The dividing of the generated code word vector into the interleaving units comprises: extracting a maximum range bit length including only one 1 among all 1s included in the row of the parity check matrix; and determining the size of the interleaving units based on the extracted bit lengths.

[0015] According to another aspect of the present invention, there is provided A method of determining a size of an interleaving unit in a low density parity check (LDPC) encoding process employed by a network including a communication channel across which data is transmitted and/or in a recording/reproducing apparatus when information is stored on a recording medium, the method comprising: extracting valid code word bits which represent cord word bits corresponding to 1s in a row of a parity check matrix in a code word vector; extracting bit lengths between the valid code word bits in the code word vector; and determining the size of the interleaving unit based on the bit lengths between the valid code word bits.

[0016] Additional and/or other aspects and advantages of the invention will be set forth in part in the description which follows and, in part, will be obvious from the description, or may be learned by practice of the invention.

Description of DrawingsBRIEF DESCRIPTION OF THE DRAWINGS

[0017] These and/or other aspects and advantages of the invention will become apparent and more readily appreciated from the following description of the embodiments, taken in conjunction with the accompanying drawings of which:

FIG. 1 is a schematic diagram of an encoding process and decoding process in a communication and storage medium system;

FIG. 2 illustrates a correlation between a parity check matrix and a generated code word vector in a low density parity check (LDPC) encoding process;

FIG. 3 illustrates a correlation between a location of 1 in an LDPC encoded code word vector and the size of a burst error;

[0019] FIG. 1 is a schematic diagram of an encoding process and decoding process in a communication and storage medium system. As shown in FIG. 1, An-an LDPC encoder 110 receives an original message word 111 to be transmitted and generates a plurality of code word vectors 121 by LDPC encoding the original message word 111. Each code word vector 121 includes the message word 111 and parity information generated to satisfy Equation 1, as described above. An interleaver 120 receives the plurality of code word vectors 121 and generates an interleaved bit stream 131 by building an error correction block, by dividing the error correction block into a predetermined size of interleaving units, and by dispersing the interleaving units on suitable locations. In a communication system, the interleaved bit stream 131 is transmitted via a transmission medium such as air, and in a storage medium system, the interleaved bit stream 131 is transferred to a reproducing apparatus as the interleaved bit stream 131 was recorded on a storage medium.

[0020] ~~In-At~~ At a receiving end or at a reproducing apparatus, a de-interleaver 130 receives the interleaved bit stream 131 and generates the code word vectors 141 by de-interleaving the interleaved bit stream 131. An LDPC decoder 140 receives the code word vectors 141 and generates the original message word 142 using an LDPC decoding algorithm.

[0021] FIG. 2 illustrates a correlation between a parity check matrix and a generated code word vector in an LDPC encoding process. As shown in FIG. 2, Aan LDPC encoding process is a process of generating parity information in a code word vector A so that a result of an XOR operation and a modular operation of a parity check matrix H and the code word vector A is a zero matrix. To know the parity information p_1, p_2, \dots existing in one code word vector, as many functions as the number of rows of the parity check matrix H are generated. The LDPC encoding process is a process of obtaining the parity information p_1, p_2, \dots by solving the functions. In the embodiment of FIG. 2, since the number of rows of the parity check matrix H is 10, 10 functions are generated.

[0022] Since the 10 functions are generated by the XOR and modular operations of the rows of the parity check matrix H and the code word vector A, only 1s in the rows of the parity check matrix H influence the generation of the functions. Therefore, only 1s included in each row R_1, R_2, \dots of the parity check matrix H_i influence the encoding process. Similarly, ~~and~~ components equal to 0 included in each row R_1, R_2, \dots of the parity check matrix H do not influence a result

FIG. 4 illustrates code word vectors each having a different interleaving unit size;

FIG. 5 illustrates a conventional method of determining the size of an interleaving unit when an error correction limit is 1 bit;

FIG. 6 illustrates a case where a code word vector is changed when interleaving and de-interleaving processes are performed by applying an interleaving unit according to an embodiment of the present invention; and

FIG. 7 illustrates a correlation between the reliability of error correction and the size of an interleaving unit when an error correction limit is 1 bit.

~~Best Mode~~According to an aspect of the present invention, there is provided an interleaving method used for a low density parity check (LDPC) encoding process, the method comprising: generating more than one code word vector by generating parity information on the basis of a parity check matrix; dividing the generated code word vector into interleaving units, each having the size determined on the basis of bit lengths between 1s included in a row of the parity check matrix; and interleaving the more than one code word vector using the interleaving unit. The dividing of the generated code word vectors into interleaving units comprises: extracting a maximum range bit length including only the 1s with respect to all 1s included in the row of the parity check matrix; and determining the size of interleaving unit on the basis of the extracted bit lengths. According to another aspect of the present invention, there is provided a method of determining the size of interleaving unit in an LDPC encoding process, the method comprising: extracting code word bits corresponding to components equal to 1 in a row of a parity check matrix in a code word vector as valid code word bits; extracting bit lengths between the valid code word bits in the code word vector; and determining the size of an interleaving unit on the basis of the bit lengths between the valid code word bits.

~~Mode for Invention~~DETAILED DESCRIPTION OF THE EMBODIMENTS

[0018] Hereinafter, the present invention will now be described more fully with reference to the accompanying drawings, in which embodiments of the invention are shown. Reference will now be made in detail to the present embodiments of the present invention, examples of which are illustrated in the accompanying drawings, wherein like reference numerals refer to the like elements throughout. The embodiments are described below in order to explain the present invention by referring to the figures.

of the encoding process.

[0023] As shown in FIG. 2, shaded components 201, 202, and 203 in a row R_1 of the parity check matrix H indicates the 1s, and shaded components 211, 212, and 213 in the code word vector A indicate components XOR and are modularly operated with the components 201, 202, and 203 of the parity check matrix H . In other words, the other components (non-shaded components in the code word vector A of FIG. 2) except the components 211, 212, and 213 in the code word vector A do not influence the LDPC encoding process.

[0024] An LDPC decoding algorithm is a process of generating the original code word vector A from a received code word vector A' . All currently used decoding algorithms use Equation 1 ~~used~~ for the encoding process. That is, a decoding process is performed ~~on the basis of~~ based on locations of "1s" existing in rows of a parity check matrix. This means that the code word bits 211, 212, and 213 corresponding to these locations in the code word vector A are decoded using the same decoding algorithm as in the decoding process.

[0025] An interleaving process is a process of dividing all code word vectors A , B , C , ... into ~~predetermined sized~~ interleaving units of predetermined sizes and placing the interleaving units on different locations according to a predetermined rule. In the interleaving process, determining the size of an interleaving unit ~~much~~ influences a reliability of error correction when a burst error is generated.

[0026] If the code word vectors are transmitted through a transmission channel or recorded on a storage medium using a maximum interleaving unit, that is, sequentially without the interleaving process, since all code word bits placed on a location where a burst error is generated belong to the same code word vector, a problem that a specific code word vector cannot be decoded ~~is~~ may be generated. Also, if the size of interleaving unit is too small, a complex problems ~~may be~~ is generated when during the de-interleaving process. In addition, ~~and it is not easy to realizing the~~ a small sized interleaving unit is relatively difficult due to a limit according to the size of error correction block. Therefore, ~~it is important for determining an optimum size of an interleaving unit is important in~~ achieving the high reliability of error correction ~~to determine the optimum size of interleaving unit.~~

[0027] FIG. 3 illustrates a correlation between a location of 1s in an LDPC encoded code

word vector and the size of a burst error. As shown in FIG. 3, shaded code word bits, which are the code word bits 211, 212, and 213 and which corresponding to locations, in which components of the parity check matrix are "1", in the code word vector of FIG. 2, are defined as valid code word bits. If a burst error E1 is generated, the code word bits that are distorted by the burst error E1 are a third bit through a seventh bit, as shown. The code word bits distorted by the burst error E1 include one valid code word bit. If a burst error E2 is generated, the code word bits that are distorted by the burst error E2 are a second bit through a eighth bit. That is, the code word bits distorted by the burst error E2 include two valid code word bits, as shown.

[0028] The size of an interleaving unit is related to the number of valid code word bits influenced by a burst error in a code word vector. This will be described in detail with reference to FIGS. 4 and 5. FIG. 4 illustrates code word vectors each having a different interleaving unit size, and also, FIG. 4 shows, illustrates a correlation between the size of an interleaving unit and the number of valid code word bits in a code word vector.

[0029] A-In a first case of illustrated by FIG. 4, shows that the interleaving unit is 5bits, and, in a second case, shows that the interleaving unit is 7bits. Here, Aan interleaving process is not yet performed yet. When interleaving units BI1, BI2, ... are transmitted via a channel or recorded on a storage medium, since each interleaving unit BI1, BI2, ... is may be placed on a different location, that is, since the interleaving units BI1, BI2, ... are may be interleaved, the interleaving units BI1, BI2, ... are not influenced by the same burst error. Therefore, even if a burst error that is larger than the interleaving unit is generated, only an interleaving unit having bits as many bits as a maximum size is influenced by the burst error in a code word vector. Also, it is assumed that an error correction limit is 1 bit.

[0030] In the first case, the interleaving unit BI1 includes one valid code word bit. It is assumed that a burst error is generated on a location where the interleaving unit BI1 is placed and the size of the burst error is 8 bits. Even if the size of burst error is 8 bits, since the interleaving units are influenced by the burst error after they are interleaved, the burst error influencing the interleaving unit BI1 cannot influence a de-interleaved interleaving unit BI2.

[0031] As described in FIG. 3, since only valid code word bits influence parity information in a code word vector when the LDPC encoding process is performed, and since the number of valid code word bits included in the interleaving unit BI1 is 1, the error generated on the code word

vector A is a 1-bit error. Since the interleaving unit BI2 is not located nearby the interleaving unit BI-1 anymore in the channel or medium by the interleaving process, the error does not influence the interleaving unit BI2 although the size of the burst error is 8 bits, and, ~~T~~ the error can ~~may~~ be corrected.

[0032] In the second case, an interleaving unit BI'1 includes two valid code word bits. Like As in the first case, it is assumed that a burst error is generated on a location where the interleaving unit BI'1 is placed and the size of the burst error is 8 bits as shown in FIG. 4. Unlike the first case, however, since the number of valid code word bits included in the interleaving unit BI'1 is 2, the error generated on the code word vector A is a 2-bit error, and, ~~T~~ the error cannot be corrected.

[0033] In FIG. 4, arrow marks indicate zones influenced by the same burst error with respect to the two interleaving units. Even if an 8-bit burst error is generated in the two cases, since the interleaving unit is 5 bits in the first case, only the 5 bits were influenced by the burst error, and since the interleaving unit is 7 bits in the second case, the 7 bits were influenced by the burst error. The residual 3 bits influenced by the burst error of the first case and the residual 1 bit influenced by the burst error of the second case will be placed in any one of code word vectors B, C, Since the code word bits influenced by the burst error, which are placed in any one of code word vectors B, C, ..., belong to different code word vectors, the code word bits are not related to the error correction of the code word vector.

[0034] In sum, the size of the interleaving unit ~~must~~ should be determined so that each interleaving unit has valid code word bits within the error correction limit. In the embodiment of FIG. 4, since it is assumed that the error correction limit is 1 bit, each interleaving unit must have one or no valid code word bit.

[0035] FIG. 5 illustrates a conventional method of determining the size of an interleaving unit when an error correction limit is 1 bit. As shown in FIG. 5, horizontally arranged round dots indicate code word bits in a specific code word vector. Also, shaded round dots correspond to valid code word bits, n indicates a length of the specific code word vector, M indicates an average length between valid code word bits, and L indicates a maximum number of bits including only one valid code word bit.

[0036] As described above, to correct a burst error, interleaving units must be determined so that each interleaving unit has valid code word bits within the error correction limit. Accordingly, a maximum value of the size of interleaving unit permitted in FIG. 5 is L. The L value is different for every code word vector. Also, even in one code word vector, the L value is, ~~and also~~ different according to how many valid code word bits the range of the L value includes ~~even in one code word vector.~~

[0037] However, if the average length M between valid code word bits ~~can~~ is be measurable, a value of the maximum length L_i including only one valid code word bit_i should be double the M value.

[0038] Therefore, the maximum size of an interleaving unit Bl_{max} and the M value ~~are~~ have the following relationship:

[Equation 2]

$$Bl_{max} = L \approx 2M$$

[0039] Here, Bl_{max} indicates the maximum size of interleaving unit, L indicates a maximum length of bits including only one valid code word bit, and M indicates an average length between valid code word bits.

[0040] ~~Here,~~ The reason why the L value is not the same as the 2M value is because lengths between valid code word bits are different according to code word vectors and different for every code word bits even in the same code word vector. That is, lengths between 1s in a parity check matrix ~~are~~ may be different even if they are in the same row.

[0041] In particular, in the regular LDPC encoding process, the number of valid code word bits included in a code word vector is the same as a row weight W_r of a parity check matrix. Also, an average length between valid code word bits is the same as a value of double ~~divided~~ the length of the code word vector n divided by the row weight W_r of the parity check matrix. Therefore, in the regular LDPC encoding process, the maximum value of the size of interleaving unit Bl_{max} ~~can~~ may be represented as shown in Equation 3.

[Equation 3]

$$Bl_{\max} = L \approx 2M = 2n/W_r$$

[0042] Here, n indicates a length of a code word vector, and W_r indicates a row weight of a parity check matrix.

[0043] If the error correction limit is 2 bits instead of ~~not~~ 1 bit, $L = 3M$, ~~and if the error correction limit is 3 bits, $L = 4M$, ..., and if the error correction limit is k bits, $L = (k+1)M$.~~ Accordingly, Equation 3 is generalized as shown in Equation 4.

[Equation 4]

$$Bl_{\max} = L = (k+1)M = (k+1)n/W_r$$

[0044] Here, k indicates an error correction limit, n indicates a length of a code word vector, and W_r indicates a row weight.

[0045] FIG. 6 illustrates a case where a code word vector is changed when interleaving and de-interleaving processes are performed by applying an interleaving unit according to an embodiment of the present invention.

[0046] A first drawing shows a bit stream including code word vectors A, B, C, \dots before they ~~the code word vectors~~ are interleaved. The non-interleaved code word vectors A, B, C, \dots include interleaving units $A1, A2, A3, \dots, B1, B2, B3, \dots, C1, C2, C3, \dots$, respectively.

[0047] A second drawing shows a bit stream after the interleaving units $A1, A2, A3, \dots, B1, B2, B3, \dots, C1, C2, C3, \dots$ are interleaved using a predetermined method. The ~~used~~ interleaving method interleaves the bit stream by alternatively extracting interleaving units of code word vectors. The interleaved bit stream is transmitted via a communication channel or is ~~is~~ stored in a storage medium.

[0048] A third drawing shows a bit stream after the bit stream is de-interleaved in-at ~~in-at~~ a receiving end of the communication channel or in a reproducing apparatus. Here, it is assumed that a

burst error is generated on a location where A2, B2, and C2 are placed. The burst error distorted the interleaving units A2, B2, and C2 to appear as interleaving units EA2, EB2, EC2. The distorted interleaving units EA2, EB2, EC2 is replaced in the original code word vectors by a de-interleaving process.

[0049] A fourth drawing shows an internal configuration of a code word vector A after a de-interleaving process. Here, the interleaving unit EA2 includes one valid code word bit. Therefore, the interleaving unit EA2 ~~can~~may be corrected by the other non-distorted interleaving units A1, A3, A4, If the size of an interleaving unit is determined so that each interleaving unit includes two or more valid code word bits, since the interleaving unit EA2 includes two or more valid code word bits, the de-interleaved code word vector A also includes two or more valid code word bits. As a result, the error cannot be corrected.

[0050] FIG. 7 illustrates a correlation between the reliability of error correction and the size of an interleaving unit when an error correction limit is 1 bit.

[0051] As described above, according to ~~the spirit~~aspects of the present invention, a maximum value, which an interleaving unit ~~can~~may have in a regular LDPC encoding process, is $2n/W_r$. Therefore, a possible range of an interleaving unit BI is $1 < BI < 2n/W_r$. The larger the n value, and the less the W_r value, the more the maximum value of the interleaving unit BI increases. FIG. 7 shows that the reliability of error correction dramatically drops near $2n/W_r$.

[0052] That the reliability of error correction decreases at values smaller than the $2n/W_r$ value is ~~because~~due to the fact that a bit length between 1s is not fixed in a parity check matrix. That is, since bit lengths between valid code word bits are not constant in all code word vectors or the same code word vector, a valid code word bit length having a value smaller than n/W_r , assumed as the average value, ~~can~~may exist. Therefore, the reliability of error correction ~~can~~may increase a little more by determining a smaller~~little smaller~~ value than $2n/W_r$ as the interleaving unit size. Here, a difference D between the $2n/W_r$ value and the size of optimum interleaving unit BI_{opt} decreases as a distribution uniformity of 1s included in a parity check matrix is higher and as a density of 1s is lower, that is, as a row weight ~~is smaller~~decreases.

[0053] ~~The~~An aspect of the present invention provides a method of optimally selecting ~~the~~a size of an interleaving unit. ~~To do this, the best is to~~Optimally, this means extracting all L values

and determining a smaller size than any L value as the size of the interleaving unit. However, it is also possible to regard a 2M value as the L value and then to determine a smaller value than the 2M value as the size of the interleaving unit. More simply, a smaller value than a $2n/Wr$ value ~~can~~may be regarded as the size of the interleaving unit. In the last two cases, even though the reliability of error correction decreases compared with the first case, the reliability increases compared with the conventional method, which ~~that~~ does not account for a bit length between valid code word bits.

[0054] ~~While this invention has been particularly shown and described with reference to preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention as defined by the appended claims. The preferred embodiments should be considered in descriptive sense only and not for purposes of limitation. Therefore, the scope of the invention is defined not by the detailed description of the invention but by the appended claims, and all differences within the scope will be construed as being included in the present invention.~~ Although a few embodiments of the present invention have been shown and described, it would be appreciated by those skilled in the art that changes may be made in these embodiments without departing from the principles and spirit of the invention, the scope of which is defined in the claims and their equivalents.